



# 650V Half-Bridge GaNFast™ Power IC

#### **Features**

#### GaNFast power IC

- Two independent logic inputs with hysteresis
- Enable input
- Ultra-low standby current
- Wide V<sub>CC</sub> range
- Low-side turn-on dV/dt slew rate control
- 200 V/ns dV/dt immunity
- ESD, high-side UVLO, shoot-through protection
- · Floating high-side with internal level shift
- Integrated high-side bootstrap
- High-frequency operation up to 2 MHz

#### 650V eMode GaN FETs

- 275 mΩ high-side FET
- 175 mΩ low-side FET
- Zero reverse recovery charge


### Small, low-profile SMT QFN

- 6x8 mm footprint
- 0.85 mm profile
- Minimized package inductance

# **Applications**

- AC-DC
- DC-DC
- · Active Clamp Flyback
- Buck
- Boost

# Navitas Galvasi Power IC



PQFN 6x8 mm

Simplified Schematic

## **Description**


This GaN Power IC is a high performance, easy-touse, 650V half-bridge GaNFast™ power IC, optimized for high-frequency, soft-switching topologies.

The feature-rich, monolithically-integrated GaNFast power IC with simple logic inputs, harnesses two high-performance eMode GaN FETs (275 m $\Omega$  high-side, 175 m $\Omega$  low-side) to create the fastest, smallest, most efficient powertrain in the world.

The highest dV/dt immunity, integrated protection features and industry-standard low-profile, low-inductance, 6x8 mm SMT QFN package combine to enable designers to exploit GaN technology with simple, quick, dependable solutions achieving breakthrough power density and efficiency.

Navitas' GaNFast power ICs extend the capabilities of traditional topologies such as flyback, half-bridge, buck/boost, resonant, etc. to MHz+ and enable the commercial introduction of breakthrough designs.

## **Typical Application Circuit: Active Clamp Flyback**







# **Absolute Maximum Ratings** (with respect to P<sub>GND</sub> unless noted)

SYMBOL	PARAMETER	MAX	UNITS
V <sub>IN</sub>	HV input	0 to +650	V
V <sub>sw</sub>	Switch Node	-7 to +657	V
I <sub>OUTL</sub> @ T <sub>C</sub> =100°C	Continuous output Current (Low-side FET)	8	А
I <sub>OUTL</sub> PULSE@ τ <sub>c</sub> =25℃	Pulsed output Current (Low-side FET)	14	А
I <sub>OUTH</sub> @ T <sub>C</sub> =100°C	Continuous output Current (High-side FET)	5	А
I <sub>OUTH</sub> PULSE@ T <sub>c</sub> =25℃	Pulsed output Current (High-side FET)	9	Α
V <sub>B</sub> (to V <sub>SW</sub> )	V <sub>B</sub> (to V <sub>sw</sub> ) High-side gate driver bootstrap rail		V
V <sub>DDH</sub> (to V <sub>SW</sub> )	High-side drive supply	7.2	V
DZ <sub>H</sub> (to V <sub>SW</sub> )	High-side voltage regulator setting input	6.6	V
V <sub>DDL</sub>	Low-side drive supply	7.2	V
DZ <sub>L</sub>	Low-side voltage regulator setting input	6.6	V
EN	Enable input	30	V
IN <sub>H</sub> , IN <sub>L</sub>	High-/Low-side drive input	30	V
V <sub>cc</sub>	Supply voltage	30	V
dV/dt	dV/dt Slew Rate		V/ns
T,	T <sub>J</sub> Operating Junction Temperature		°C
T <sub>STOR</sub>	Storage Temperature	-55 to 150	°C

<sup>(1)</sup> Absolute maximum ratings are stress ratings; devices subjected to stresses beyond absolute maximum ratings may cause permanent damage. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
V <sub>CC</sub>	Supply voltage	10	15	24	V
$V_{INH,L}$	High-/low-side drive input voltage	0	5	V <sub>cc</sub>	V
DZ <sub>L</sub>	Low-side drive set Zener voltage	5.8	6.2 (2)	6.6	V
DZ <sub>H</sub>	High-side drive set Zener voltage	5.8	6.2 (2)	6.6	V

<sup>(2)</sup> Use of Zener diode other than 6.2 V is not recommended. See Table III for required 6.2 V Zener diode part numbers.





# **ESD Ratings**

SYMBOL	PARAMETER	MAX	UNITS
НВМ	Human Body Model (per JESD22-A114)	1000	V
CDM	Charged Device Model (per JESD22-C101F)	500	V

## **Thermal Resistance**

SYMBOL	PARAMETER	TYP	UNITS
R <sub>eJC</sub> <sup>(2)</sup>	Junction-to-Case	1.8	°C/W
R <sub>eJA</sub> (2)	Junction-to-Ambient	40	°C/W

<sup>(2)</sup>  $R_{\rm e}$  measured on DUT mounted on 1 square inch 2oz Cu (FR4 PCB)





## **Electrical Characteristics**

Typical conditions:  $V_{IN}$  = 400 V,  $V_{CC}$  = 15 V,  $F_{SW}$  = 1 MHz,  $T_{AMB}$  = 25 °C,  $I_{OUT}$  = 1.5 A,  $DZ_{L,H}$  = 6.2 V (unless otherwise specified)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
VCC Suppl	ly Characteristics		-			
V <sub>CCUV+</sub>	V <sub>CC</sub> UVLO Rising Turn-On Threshold		9.25		V	DZ <sub>L</sub> = 6.2 V
V <sub>CCUV-</sub>	$V_{CC}$ UVLO Falling Turn-Off Threshold ( $V_B - V_{SW}$ )		8.75		V	DZ <sub>L</sub> = 6.2 V
V <sub>CCUV_HYS</sub>	V <sub>CC</sub> UVLO Hysteresis		0.5		٧	
I <sub>QCC_STBY</sub>	V <sub>CC</sub> Standby Current		130		μΑ	$V_{CC} = 15 \text{ V}, V_{IN} = 0 \text{ V},$ $V_{EN} = 0 \text{ V}, I_{SW} = 0 \text{ A}$
I <sub>QCC</sub>	V <sub>CC</sub> Quiescent Current		3.0		mA	$V_{INH} = 0 \text{ V}, V_{INL} = 0 \text{ V},$ $V_{SW} = OPEN$
I <sub>CC_SW</sub>	V <sub>CC</sub> Switching Current		10		mA	F <sub>SW</sub> = 1 MHz
VDD Suppl	ly Characteristics		•	•		
$V_{\text{DDUV+}}$	V <sub>DD</sub> UVLO Rising Turn-On Threshold		4.8		V	DZ <sub>L</sub> = 6.2 V
V <sub>DDUV-</sub>	V <sub>DD</sub> UVLO Falling Turn-Off Threshold		4.5		V	DZ <sub>L</sub> = 6.2 V
$V_{\text{DDUV\_HYS}}$	V <sub>DD</sub> UVLO Hysteresis		0.3		٧	
Logic Inpu	ts Characteristics					
$V_{INH,L^+}$	Input Logic High Threshold (rising edge)			4	V	
$V_{INH,L}$	Input Logic Low Threshold (falling edge)	1			V	
V <sub>I-HYS</sub>	Input Logic Hysteresis		0.5		V	
t <sub>INHPLH</sub>	Prop Delay (IN <sub>H</sub> from Low to High, V <sub>SW</sub> pulled to V <sub>IN</sub> )		45		ns	Fig 1
t <sub>INHPHL</sub>	Prop Delay (IN <sub>H</sub> from High to Low, V <sub>SW</sub> tri-stated)		45		ns	Fig 2
t <sub>INLPLH</sub>	Prop Delay (IN $_{\rm L}$ from Low to High, V $_{\rm SW}$ pulled to P $_{\rm GND}$ )		15		ns	Fig 3
t <sub>INLPHL</sub>	Prop Delay (IN <sub>L</sub> from High to Low, V <sub>SW</sub> tri-stated)		15		ns	Fig 4





## **Electrical Characteristics (cont.)**

Typical conditions:  $V_{IN}$  = 400 V,  $V_{CC}$  = 15 V,  $F_{SW}$  = 1 MHz,  $T_{AMB}$  = 25 °C,  $I_{OUT}$  = 1.5 A,  $DZ_{L,H}$  = 6.2 V (unless otherwise specified)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS			
VB Supp	VB Supply Characteristics								
VB <sub>UV+</sub>	$V_B$ UVLO Rising Turn-On Threshold ( $V_B - V_{SW}$ )		9.0		V	DZ <sub>H</sub> = 6.2 V			
VB <sub>UV-</sub>	$V_B$ UVLO Falling Turn-Off Threshold ( $V_B - V_{SW}$ )		8.5		V	DZ <sub>H</sub> = 6.2 V			
VB <sub>HYS</sub>	V <sub>B</sub> UVLO Hysteresis		0.5		\				
I <sub>QVB</sub>	V <sub>B</sub> Quiescent Current		3		mA	V <sub>INH</sub> = 0 V, V <sub>INL</sub> = 0 V, V <sub>SW</sub> = 0 V, V <sub>B</sub> = 12 V, D <sub>ZH</sub> = 6.2 V			
Switchin	Switching Characteristics								
F <sub>sw</sub>	Switching Frequency			2	MHz				
t <sub>PW</sub>	Pulse width	0.02		100	us	High side, no low side min			
Bootstra	p FET Characteristics								
I <sub>BOOT</sub>	Bootstrap Charging Current		350		mA	$V_{CC} = 12 \text{ V}, V_{B} = 0 \text{ V},$ $V_{SW} = 0 \text{ V}$			
Enable li	nput Characteristics	-							
V <sub>EN+</sub>	IC Enable Rising Turn-on Threshold			4	V				
V <sub>EN-</sub>	IC Enable Falling Turn-off Threshold	1			V				
V <sub>EN_HYS</sub>	IC Enable Hysteresis		0.5		V				





## **Electrical Characteristics (cont.)**

Typical conditions:  $V_{IN}$  = 400 V,  $V_{CC}$  = 15 V,  $F_{SW}$  = 1 MHz,  $T_{AMB}$  = 25 °C,  $I_{OUT}$  = 1.5 A,  $DZ_{L,H}$  = 6.2 V (unless otherwise specified)

SYM	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS		
High-sid	High-side GaN FET Characteristics							
R <sub>DS(ON)</sub>	High-side FET Drain-Source Resistance		350		mΩ	$V_{INL} = 6 \text{ V}, V_{INH} = 0 \text{ V},$ $I_D = 2.5 \text{ A}$		
$V_{SD}$	Source-Drain Reverse Voltage		3.5	5	V	$V_{INL} = 0 \text{ V}, V_{INH} = 0 \text{ V},$ $I_{SD} = 2.5 \text{ A}$		
Q <sub>OSS</sub>	Output Charge		13		nC	$V_{DS} = 400V, V_{INL} = 0 V,$ $V_{INH} = 0 V$		
$Q_RR$	Reverse Recovery Charge		0		nC	$V_{DS} = 400 \text{ V}$		
C <sub>oss</sub>	Output Capacitance		13		pF	$V_{DS} = 400V, V_{INL} = 0 V,$ $V_{INH} = 0 V$		
C <sub>O(er)</sub> <sup>(1)</sup>	Effective Output Capacitance, Energy Related		20		pF	$V_{DS} = 400 \text{ V}$ $V_{INL} = 0 \text{ V}, V_{INH} = 0 \text{ V}$		
C <sub>O(tr)</sub> (2)	Effective Output Capacitance, Time Related		33		pF	$V_{DS} = 400 \text{ V}$ $V_{INL} = 0 \text{ V}, V_{INH} = 0 \text{ V}$		
Low-side	e GaN FET Characteristics							
R <sub>DS(ON)</sub>	Low-side FET Drain-Source Resistance		180		mΩ	$V_{INL} = 0 \text{ V}, V_{INH} = 6 \text{ V},$ $I_D = 4 \text{ A}$		
$V_{SD}$	Source-Drain Reverse Voltage		3.5	5	V	$V_{INL} = 0 \text{ V}, V_{INH} = 0 \text{ V},$ $I_{SD} = 4 \text{ A}$		
Q <sub>oss</sub>	Output Charge		20		nC	$V_{DS} = 400 \text{ V}$ $V_{INL} = 0\text{V}, V_{INH} = 0 \text{ V}$		
$Q_{RR}$	Reverse Recovery Charge		0		nC	V <sub>DS</sub> = 400 V		
C <sub>oss</sub>	Output Capacitance		20		pF	V <sub>DS</sub> = 400 V, V <sub>INL</sub> = 0 V, V <sub>INH</sub> = 0 V		
C <sub>O(er)</sub> <sup>(1)</sup>	Effective Output Capacitance, Energy Related		31		pF	V <sub>DS</sub> = 400 V, V <sub>INL</sub> = 0 V, V <sub>INH</sub> = 0 V		
C <sub>O(tr)</sub> <sup>(2)</sup>	Effective Output Capacitance, Time Related		50		pF	V <sub>DS</sub> = 400 V, V <sub>INL</sub> = 0 V, V <sub>INH</sub> = 0 V		

Note 1:  $C_{O(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400V

Note 2:  $C_{O(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 to 400V





# **Electrical Characteristics (cont.)**

## **Propagation Delay Definition**




Fig 1: Propagation Delay Buck Mode t<sub>INHPLH</sub>




Fig 2: Propagation Delay Boost Mode t<sub>INHPHL</sub>




Fig 3: Propagation Delay Buck Mode  $t_{\mathsf{INLPLH}}$ 





Fig 4: Propagation Delay Boost Mode t<sub>INLPHL</sub>





# **Internal Schematic, Pin Configurations and Functions**



Pin		I/O <sup>(1)</sup>	Description	
Number	Symbol		Socompania	
1-7 (and large pad)	$P_{GND}$	G	Power ground	
8	$V_{ extsf{DDL}}$	Р	Low-side drive supply	
9	$D_{ZL}$	1	V <sub>DDL</sub> set voltage (6.2V Zener to P <sub>GND</sub> )	
10	$L_G$	0	Low-side gate	
11	N/C		No connect	
12	N/C		No connect	
13 – 15	V <sub>IN</sub>	Р	HV input	
16 – 19 (and small pad)	V <sub>sw</sub>	0	Half-bridge switch Node	
20	$V_{DDH}$	Р	High-side drive supply	
21	D <sub>ZH</sub>	I	V <sub>DDH</sub> set voltage (6.2V Zener to V <sub>SW</sub> )	
22	N/C		No connect	
23	V <sub>B</sub>	Р	High-side gate driver bootstrap rail	
24	V <sub>CC</sub>	Р	IC supply voltage	
25	EN	I	IC enable input (1=ON)	
26	IN <sub>H</sub>	I	High-side drive input	
27	IN <sub>L</sub>	I	Low-side drive input	

<sup>(1)</sup> I = Input, O = Output, P = Power, G= Ground, M = Monitor





## **Functional Description**

This GaN Power IC includes many functions designed for proper half-bridge operation during different circuit operating modes. The following functional description contains additional information regarding the IC operating modes and pin functionality.

#### Start-Up

Integrated into the design are UVLO circuits for disabling the IC when  $V_{CC}$ ,  $V_{DDL}$  and  $V_B$  are below their respective UVLO+ thresholds. During UVLO Mode, the gate drive and half-bridge power FETs are disabled and  $V_{CC}$  consumes a low current. At start-up when the  $V_{CC}$  supply voltage increases (Fig 5), the voltages at the  $V_{DDL}$  pin and the  $DZ_L$  pin both increase as well. The  $V_{DDL}$  supply voltage will exceed the  $V_{DDUV+}$  threshold (4.8V typical) and then get limited by the internal regulator to the voltage level set by the Zener diode at the  $DZ_L$  pin (6.2 V, typical). The Zener diodes at the  $DZ_L$  and  $DZ_H$  pins should be a low-current type with a flat Zener voltage curve (above the knee) in the sub-100  $\mu$ A current range (see Table I for recommended Zener diode part numbers). The  $V_{CC}$  voltage continues to increase until it exceeds the  $VCC_{UV+}$  threshold (9.25V typical) and the IC enters Normal Operating Mode. Initially, only the low-side half-bridge FET will turn on with the IN $_L$  PWM input signal. The high-side supply  $V_B$  charges up through the internal bootstrap FET during the IN $_L$  on-time. When  $V_B$  exceeds the  $VB_{UV+}$  threshold (9.25V typical), the high-side circuitry will be enabled and the high-side FET will turn on with the next IN $_H$  PWM input signal.




Fig. 5. Start-up timing diagram





#### **Normal Operating Mode**

During normal operating mode, the EN pin is above the V<sub>EN+</sub> threshold (4V maximum), V<sub>CC</sub> is being regulated at a sufficient level (15 V typical) by the auxiliary power supply of the power converter, and V<sub>B</sub> is at a sufficient level (as set by  $V_{CC}$  and the internal bootstrap circuit). The PWM input signals at the  $IN_L$  and  $IN_H$  pins turn the gates of the internal high- and low-side power FETs on and off at the desired duty-cycle, frequency and deadtime. The input logic signal at the IN<sub>1</sub> pin turns the low-side half-bridge power FET on and off (0=OFF, 1=ON), and the input logic signal at the  $IN_H$  pin turns the high-side half-bridge power FET on and off (0=OFF, 1=ON). As the PWM inputs are turned on and off in a complementary manner each switching cycle, the V<sub>SW</sub> pin (halfbridge mid-point) is then switched between  $P_{GND}$  (IN<sub>L</sub>=1, IN<sub>H</sub>=0) and  $V_{IN}$  (IN<sub>L</sub>=0, IN<sub>H</sub>=1) at the given frequency and duty-cycle (Fig. 6). This Power GaN IC includes shoot-through protection circuitry that prevents both power FETs from turning on simultaneously. The IC also includes an internal bootstrap FET for supplying the high-side circuitry. The bootstrap FET is enabled during normal operating mode and is turned on each PWM switching cycle only when the IN<sub>I</sub> pin is 'HIGH" and the low-side power FET is on. This will allow the V<sub>B</sub> capacitor to be charged up each switching cycle for properly maintaining the necessary high-side supply voltage. The V<sub>B</sub> capacitor value should be sized correctly such that the V<sub>B</sub> voltage is maintained at a sufficient level above UVLO- during normal operation. Should the V<sub>B</sub>-V<sub>SW</sub> voltage decrease below the falling VB<sub>UV-</sub> UVLO threshold (8.75V typical) at any time, then the high-side power FET will turn off and become disabled until V<sub>B</sub>-V<sub>SW</sub> increases again above the  $VB_{UV+}$  threshold (9.25V typical).




Fig. 6. PWM inputs and V<sub>SW</sub> output voltage timing diagram during normal ZVS operation





#### Programmable Turn-on dV/dt Control

During first start-up pulses or during hard-switching conditions, it is desirable to limit the slew rate (dV/dt) of the drain of the low-side power FET during turn-on. This is necessary to reduce EMI or to reduce circuit switching noise. The turn-on slew rate of the low-side power FET is already reduced by default internally to a low level. To reduce the turn-on dv/dt rate of the internal low-side power FET further, an external capacitor ( $C_{LG}$ ) can be placed at the  $L_G$  pin. This capacitor value should be 300pF typical and 600pF max (see Table I). The slew rate will decrease with increasing  $C_{LG}$  (Figure 7). If further reduction of the slew rate is needed, a resistor ( $R_{DD}$ ) can be placed in between the  $V_{DD}$  capacitor and the  $V_{DD}$  pin. This resistor value should be 0  $\Omega$  typical and 20  $\Omega$  max (see Table I).




Fig. 7. Low-side turn-on dv/dt slew rate control

SYM	DESCRIPTION	MIN	TYP	MAX	UNITS
C <sub>LG</sub>	C <sub>LG</sub> gate capacitor		300	600	pF
R <sub>VDDL</sub>	R <sub>VDDL</sub> resistor		0	20	Ω

**Table I.** Low-side FET slew rate control recommended component values.





#### **Standby Mode**

This GaN Power IC includes an Enable input (EN pin) for disabling the IC and reducing the  $V_{CC}$  current consumption. To disable the IC and enter low-current Standby Mode, the EN pin is decreased below the  $V_{EN-}$  threshold (1V min). This will disable both half-bridge FETs and reduce  $V_{CC}$  current consumption to a low level 130 uA typical). DZ<sub>L</sub> will remain held at its Zener voltage and  $V_{DDL}$  will slowly discharge to  $P_{GND}$ . When the EN pin voltage is increased again above the  $V_{EN+}$  threshold (4V max), the IC will become enabled and  $V_{DDL}$  will charge up again above the  $V_{DDUV+}$  threshold and the IC will start up (Fig. 8). An external MOSFET can be used to pull the EN pin down to the  $P_{GND}$  potential. If an enable signal is available that is greater than the  $V_{DDL}$  voltage, then a diode can be used to pull down the EN pin. If an active standby signal is available from the controller then this signal can be used to pull down the EN pin directly with no additional external components required.




Fig. 8. Enable input connection diagram.





#### **Connection Diagram**

The following schematic (Figure 9) and table (Table II) shows the typical connection diagram and recommended component values for the external filter capacitors and Zener diodes connected to the pins of this GaN Power IC. These components should be placed as close as possible to the IC. Please see PCB Layout Guidelines for more information.




Fig. 9. Typical connection diagram.





#### **Component Values**

The following table (Table II) shows the recommended component values (typical only) for the external filter capacitors and Zener diode connected to the pins of the NV6257. These components should be placed as close as possible to the IC. Please see PCB Layout guidelines for more information. The Zener diode at the DZL,H pins should be a low-current type with a flat Zener knee.

SYM	DESCRIPTION	TYP	UNITS
C <sub>vcc</sub>	V <sub>CC</sub> supply filter capacitor	0.1	μF
C <sub>VDDL,H</sub>	V <sub>DDL</sub> and V <sub>DDH</sub> supply capacitors	0.01	μF
C <sub>VB</sub>	V <sub>B</sub> supply capacitor	0.1	μF
C <sub>LG</sub>	C <sub>LG</sub> gate capacitor	300	pF
R <sub>VDDL</sub>	R <sub>VDDL</sub> resistor	0	Ω

**Table II**. Recommended component values (typical only).

#### **Zener Diode Selection**

The Zener voltage is a critical parameter that sets the internal reference for gate drive voltage and other circuitry. The Zener diode needs to be selected such that the voltage on the  $DZ_{L,H}$  pins are within their recommended operating conditions (5.8 V to 6.6 V) across operating temperature (-40° C to 125° C) and bias current (10  $\mu$ A to 1 mA). To ensure effective operation, the current vs. voltage characteristics of the Zener diode should be measured down to 10 $\mu$ A to ensure flat characteristics across the current operating range (10  $\mu$ A to 1 mA). The recommended part numbers meet these requirements (see Table II). If the Zener selected by user does not ensure that the voltage on the  $DZ_{L,H}$  pins are always within their recommended operating range, the functionality and reliability of the IC can be impacted.

Only the following Zener diodes are to be used with this GaN Power IC (Table III):

SYM	DESCRIPTION	PART NO.	SUPPLIER	TYP	UNITS
		BZT52B6V2 RHG	Taiwan Semiconductor Corporation		
		MM3Z6V2ST1G	ON-Semiconductor		
DZ <sub>L,H</sub>	V <sub>DDL</sub> and V <sub>DDH</sub> set Zener	PDZ6.2B.115	Nexperia (NXP)	6.2	V
	diode (DZ <sub>L</sub> and DZ <sub>H</sub> pins)	PLVA662A.215	Nexperia (NXP)		
		LM3Z6V2T1	Leshan Radio Company		

**Table III.** Qualified Zener diode components to be used with this GaN Power IC.







#### **PCB Layout Guidelines**


The design of the PCB layout is critical for good noise immunity, sufficient thermal management, and proper operation of the IC. A typical PCB layout example is shown on page 16. The following rules should be followed carefully during the design of the PCB layout:


- Place all IC filter and programming components directly next to the IC. These components include (C<sub>VCC</sub>, C<sub>VDDL</sub>, R<sub>DDL</sub>, DZ<sub>L</sub>, C<sub>LG</sub>, C<sub>VB</sub>, C<sub>VDDH</sub>, DZ<sub>H</sub>).
- 2) Keep the ground trace of IC filter and programming components separate from  $P_{GND}$  trace. The ground trace of the IC filter and programming components should connect to the  $P_{GND}$  at a single point only. Do not run high  $P_{GND}$  currents through the low current ground trace of the filter components!
- 3) For best thermal management, place thermal vias in the  $P_{GND}$  and  $V_{SW}$  pad areas to conduct the heat out through the bottom of the package and through the PCB board to other layers.
- 4) Use large PCB thermal planes (connected with thermal vias to the P<sub>GND</sub> and V<sub>SW</sub> pads) and additional PCB layers to reduce IC temperatures as much as possible.
- 5) For multi-layer boards, do not place  $V_{SW}$  copper areas across  $P_{GND}$ -referenced components, and, do not place  $P_{GND}$  copper areas across  $V_{SW}$ -referenced copper areas. Keep them separate to avoid capacitive noise coupling between the low-side and high-side circuitry and to avoid possible faulty switching.






## PCB Layout Guidelines (2-layer board)








(Top View)





## **Recommended PCB Land Pattern**





All dimensions are in mm





## **Package Outline (Power QFN)**





All dimensions are in mm

BOTTOM VIEW





## **Part Marking Information**









## **Ordering Information**

Part Number	Operating Temperature Grade	Storage Temperature Range	Package	MSL Rating	Packing
NV6257	-55°C to +150°C T <sub>CASE</sub>	-55°C to +150°C T <sub>CASE</sub>	6 x 8 mm PQFN	3	Tape & Reel

## **Revision History**

Date	Status	Notes
8-1-18	TARGET	First publication

#### **Additional Information**

DISCLAIMER Navitas Semiconductor Inc. (Navitas) reserves the right to modify the products and/or specifications described herein at any time and at Navitas' sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied. This document is presented only as a guide and does not convey any license under intellectual property rights of Navitas or any third parties.

Navitas' products are not intended for use in applications involving extreme environmental conditions or in life support systems. Products supplied under Navitas <u>Terms and Conditions</u>.

Navitas Semiconductor, Navitas, GaNFast and associated logos are registered trademarks of Navitas.

Copyright ©2018 Navitas Semiconductor Inc. All rights reserved



Navitas Semiconductor Inc., 2101 E El Segundo Blvd, Suite 201, El Segundo, California 90245, USA.

Contact info@navitassemi.com